The distributed amplifier approach allows the output /powers of several FETs to be combined without the need for multi-way power combiners. In this paper we demonstrate that a balanced amplifier eiiiploying two single-ended dual-fed distributed amplifiers can operate effectively under class-B operation. Class-B operation and dual-feeding allow distributed amplification with significantly improved efficiencies compared to conventional distributed power amplifiers. The FETs are spaced 180 degrees to allow all FETs operate into identical optimum loadlines. The configuratioii uses all FET output power and has good port match.
combine the output powers of N FETs. Because of the difficulty in realising compact planar N-way power combiners. typical FET power amplifiers use corporate (tree1 power dividers assembled from either branch line or Lanze couplers. .4lthougli such 2-way dividers are easy to design, the size of the resulting power dividing and combining networks is large and increases with increasing iitimber of FETs and restricted N to a maximum of four.
Distributed amplificatioii offers a11 alternative method to combine FET output power without the need for multiway power combiners. However, the conventional distributed amplifier (DA) suffers from low efficieiicy as up to half of the FET output power is wasted in the idle drain line termination [I] . The presence of both forward and reverse travelling waves on the drain line results in uneven sub-optimal utilisation of the FETs [I ] [2] . Further the D.4 topology is not directly amenable to class-B operation.
I n this paper we present a class-B balanced amplifier that comprises two single-ended dual-fed distributed amplitiers. Class-B operatioii and dual-feeding allows significantly improved efficiency compared to coiiveiitioiial distributed amplifiers.
The balanced configuration ensures,good port match. Only two hybrids are required regardless of the number of FETs combined.
The bulk of the power comb in in^ is done by n a y of wave superposition on the drain lines.
Dual-Fed Distributed Arnp!ifier
The dual-fed distributed amplifier approach (DFD.4) [3] can be used to improve the efficiency by combining the waves appearing at both ends of the drain line. Figure I depicts a DFDA employing 4 FETs equally spaced, a hy6rid to feed both ends of the gate line, and a hy,brid to combine waves appearing at both ends of the drain line.
r-yi-7 Hybrid When 180" hybrids are used to feed both tlie gate and drain lines. both the forward and reverse gain are combined in-phase [4] . For an even number of FETs, the FET drain voltages and currents are equal when the FETs are spaced 180" at the centre frequency [SI. With equal drain voltages and currents, the FETs have equal output power [I] and operate into identical loadlines allowing tlieni all to he optimum [SI.
The DFDA however suffers from severe mismatch at its input and output ports. Analysis of the DFDA with an even number of FETs spaced 180' and uses 180" hybrids, reveals that the midpoints along the gate and drain lines may be short-circuited to earth without disturbing the operation of the FETs at the centre frequency [6] . The result is a pair of isolated amplifiers, called single-ended dual-fed distributed amplifiers [SE-DFDA) class-A (dashed line) and class-F3 (thick line) load trajectories.
Ideal FET outpui i/v charactcristic with optimum
Under class-B, the FET gate is biased so that it conducts for half a cycle, and hence the drain current is a half-wave rectified wave-form (with peak lL>,nay) that contains dc, fiindamental and even harmonic components. So that the drain voltage contains only dc and fundamental components, the FET drain terminals must be short-circuited at the even harmonics. With reference to Figure 2 , the short-circuit terminations ofthe drain line transform to short-circuits at the FET drains at even harmonics and open-circuits at the fundamental and odd harmonics. Although odd harmonics are not sliortcircuited, they are not overwhelming for a well-designed 
Design and Simulatiiin
To test and demonstrate this approach, a class-B balanced amplifier employing two 2-FET SE-DFD.4s was designed for operation at 1.8 GHz. Fujitsu FLKOl2WF packaged power GaAs FETs were used. Based on the FET data sheets, VD,,~,,, VD,,,,' and Inmlr are I V, IOV and 60mA respectively.
Using [I) . the optimum drain line characteristic impedance is 75 R. The optimum drain bins voltage is 5.5 V and the gate bias voltage was set to -I .9 V (being slightly above the threshold voltage). Under this condition, the theoretical load power (.PLY) under full class-B drive is 270 mW (24.3 dBin), the theoretical dc power ( P d 3 is 420 niW, and hence the theoretical drain efficiency (PL / Pdc) is 64 %. By choosing the gate line characteristic impedance to be 3 0 0 , the effects of loading by the FET input are minimal at 1.8 GHz and yet the corresponding microstripline width is not too wide. The branch-line hybrids where matched to 50Q at all ports, lheiice quarter-wave traiisforiiiers where used to couple tlieni to the gate and drain lines. The driven ends.of the gate and drain lines were extended by IO" and 40" at 1.8 GHz respectively to ensure circuit stability with class-A biasing.
During circuit simulation, a Statz-hytheon FET model fitted ro data sheet i/v characteristics and sparamerris was used to represent the FET. Figure 4 s h o w the simulated output power and efficiency versus input power at l.8GHz. It can be seen that the output power at the IdB gain compression point is 24.8dBm, and the dc and power added efficiency are 61.4 % and 49.8 % respectively. The small-signal gain is about 8 dB. Figure  5 shows good input and output match over a broad range of frequencies. Figure 6 shows the simulated FET load trajectories at the internal drain current source at various frequencies. The trajectories show that the load trajectories are nearly identical and are close to ideal class-B trajectories over a broad range of frequencies.
The looping is mainly due to FET output parasitics.
(:iinclusiiiii
We have demonstrated that a single-ended dual-fed distributed amplifier can operate effectively under class-B conditions. Distributed amplification using the siiigle- 
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Figure 6: Siiiiulated FET load trajectories at internal drain current source
